Synthesis method for a test sequence generator with tunable parameters, based on the presentation of logical function in a generalized form
работа выполнена при финансовой поддержке Министерства науки и высшего образования Российской Федерации в рамках соглашения № 075-11-2019-070 от 29.11.2019 г.
DOI:
https://doi.org/10.18413/2687-0932-2020-43-3-583-599Keywords:
working capacity, control, diagnostics, test content, shaper, digital machine, tuning variables, generalized logic function, minterm, literal, implicantsAbstract
Methods for the synthesis of test sequence generators as digital automata with restructured test content parameters are discussed in this article. Parameters of test content are restructured depending on the need to expand it in the process of monitoring the technical condition of a digital device. The synthesis technique of the structure of a digital automaton is described. This automaton generates a test set of a given configuration based on the presentation of logical functions in a generalized form. The analysis of restructuring options oriented to the use of a totalizing counter is carried out. Three versions of the algorithm for finding tuning codes for specified modes are considered. The complexity of the algorithms for finding tuning codes is estimated. It is shown that for all their simplicity they are cumbersome and therefore it is advisable to obtain an algorithm that is executed in software.The illustration of the technique is carried out on one of the versions of the algorithm suitable for software implementation. An example is presented that demonstrates the implementation of the given tests with an arbitrary configuration.
Downloads
References
Бессонов А.А., Стешкович Н.Т., Турчина Е.Д. 1986. Автоматизация построения контролирующих тестов. Я., Энергия, 224.
Бондаренко М.Ф., Кривуля Г.Ф., Рябцев В.Г., Фрадков С.А., Хаханов В.И. 2000. Проектирование и диагностика компьютерных систем и сетей. К., НМЦ ВО, 306.
Горовой А.А., Ващевский В.Ф., Доценко Б.И., Рубанов В.Г., Черняк С.П. 1990. Микропроцессорные агрегатные комплексы для диагностирования технических систем. К., Техника, 168.
Рубанов В.Г., Коробкова Е.Н. 2008. Логическое проектирование цифровых устройств, основанное на представлении функций в обобщенной форме. Белгород, Изд-во БГТУ, 335.
Рубанов В.Г., Коробкова Е.Н. 2009. Методы анализа и синтеза цифровых устройств (проектирование цифровых элементов автоматики и вычислительной техники). Белгород, Изд-во БГТУ, 291.
Рубанов В.Г. 2011. Системный подход к проектированию управляемых мобильных логических средств, обладающих свойством живучести. 176–187.
Рубанов В.Г., Коробкова Е.Н., Кариков Е.Б. 2020. Формирователь периодической последовательности импульсов. Патент РФ №2019124598. Бюл. 12.
Тюрев С.Ф. 2004. Функционально-полные толерантные булевы функции и цифровые схемы на их основе. Пермь, ПГСА, 118.
Чжен Г., Меннинг Г. Метц Г. 1972. Диагностика отказов цифровых вычислительных систем. М., Мир, 232 (Zheng G., Menning G., Metz G. 1972. Diagnostics of failures of digital computing systems. IEEE Transactions on Systems Man and Cybernetics 3 (3): 301–301).
Amyeen M. Enamul, Kim Dongok, Chandrasekar Maheshwar, Noman Mohammad, Venkataraman Srikanth, Jain Anurag, Goel Neha, Sharma Ramesh. 2016. A novel diagnostic test generation methodology and its application in production failure isolation, in 2016 IEEE International Test Conference (ITC), 15–17.
Bartenstein T. 2000. Fault Distinguishing Pattern Generation, in Proc. IEEE Int. Test Conf.
Bernardi P., et. al. 2008. An Effective Technique for the Automatic Generation of Diagnosis-Oriented Programs for Processor Cores, in Proc. IEEE Trans. on CAD of Integrated Circuits and Systems.
Bhatti N.K, Blanton R.D. 2006. Diagnostic Test Generation for Arbitrary Faults, in Proc. IEEE Int. Test Conf.
Chandrasekar M., Hsiao M.S. 2009. Diagnostic Test Generation for silicon diagnosis with an incremental learning framework based on search state compatibility, in Proc. IEEE High Level Design Validation and Test Workshop, 68–75.
Chandrasekar M., Rahagude N.P., Hsiao M.S. 2010. Search State Compatibility based Incremental Learning Framework and output deviation based X-filling for diagnostic test generation, Springer Journal of Electronic Testing, vol. 26, no. 2, 165–176.
Corno F., Prinetto P., Rebaudengo M., Reorda M. Sonza. 1995. GARDA: A Diagnostic ATPG for Large Synchronous Sequential Circuits, in Proc. European Design and Test Conf., 267–271.
Desineni R., Poku O., Blanton R.D. 2006. A logic diagnosis methodology for improved localization and extraction of accurate defect behavior, in Test Conference, ITC’06. IEEE International. IEEE.
Girard P., Landrault G., Pravossoudovitch S., Rodriguez B. 1996. A Diagnostic ATPG for Delay Faults based on Genetic Algorithm, in Proc. IEEE Int. Test Conf.
Gruning T., Mahlstedt U., Koopmeiners H. 1991. DIATEST: A Fast Diagnostic Test Pattern Generator for Combinational Circuits, in Proc. IEEE Int. Conf. Computer-Aided Design, 194–197.
Li Z., Goel S.K., Lee F., Chakrabarty K. 2015. Efficient observationpoint insertion for diagnosability enhancement in digital circuits, in Proc. IEEE Int. Test Conf., 1–10.
Lin Y.-T., Poku O., Bhatti N.K., Blanton R.D. 2008. Physically-aware n-detect test pattern selection, in Proceedings of the conference on Design, automation and test in Europe. ACM, 634–639.
Medina P. Camurati D., Prinetto P., Reorda M. Sonza. 1990. A Diagnostic Test Pattern Generation Algorithm, in Proc. IEEE Int. Test Conf., 52–58.
Pomeranz I. 2012. Gradual diagnostic test generation and observation point insertion based on the structural distance between indistinguished fault pairs IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol. 20, no. 6, 1026–1035.
Riefert A., Sauer M., Reddy S., Becker B. 2015. Improving diagnosis resolution of a fault detection test set, in VLSI Test Symposium (VTS) IEEE 33rd. IEEE.
Tanwir Sarmad, Hsiao Michael S., Lingappan Loganathan. 2016. Hardware-in-the-loop Model-Less Diagnostic Test Generation, in 2016 IEEE International High Level Design Validation and Test Workshop (HLDVT), 128–133.
Wang S., Wei W. 2009. Machine learning-based volume diagnosis, in Design, Automation & Test in Europe Conference & Exhibition, 902–905.
Wu Cheng-Hung, Lin Sheng-Lin, Lee Kuen-Jong, Reddy Sudhakar M. 2018. A Repair-for-Diagnosis Methodology for Logic Circuits, in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2254–2267.
Xue Y., Poku O., Li X., Blanton R.D. 2013. Padre: physically-aware diagnostic resolution enhancement, in Test Conference (ITC), IEEE International, IEEE.
Yu X., Blanton R. 2012. Diagnosis-assisted adaptive test, Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactionson, vol. 31, no. 9, 1405–1416.
Abstract views: 528
Share
Published
How to Cite
Issue
Section
Copyright (c) 2020 ECONOMICS. INFORMATION TECHNOLOGIES
This work is licensed under a Creative Commons Attribution 4.0 International License.
